We present more evidence in a 0.25 tm CMOS technology that the pass-transistor logic (PTL) structure that mixes conventional PTL structure with static logic gates can achieve better performance and lower power consumption compared to conventional PTL structure. The goal is to use the static gates to perform both logic functions as well as buffering. Our experimental results demonstrate that the proposed mixed PTL structure beats pure static structure and conventional PTL in 9 out of 15 test cases for either delay or power consumption or both in a 0.25 lm CMOS process. The average delay, power consumption, and power-delay product of the proposed structure for 15 test cases are 10% to 20% better of than the pure static implementations and up to 50% better than the conventional PTL implementations.
INTRODUCTION
With power becoming more and more a limiting factor for system performance, demand for low power circuits without sacrificing circuit performance is evident and will continue to be the focus of low-power high-performance circuit design community.
Conventional static CMOS logic gates have been widely used in ASIC design today mainly due to the advantages of easy synthesis and a well developed synthesis and analysis environment.
Pass-transistor logic (PTL), which was first proposed in [1, 2] , has attracted a lot of attention early on. PTL's advantage as an alternative low power circuit design approach in 0.5tm and 0.3tm CMOS technology has been well documented [3, 4] . However, PTL's advantage in deep-submicron CMOS technology is not well understood yet. There are speculations [3] that with aggressive scaling in transistor critical dimension and supply voltage, the advantages of PTL over conventional static CMOS gates will gradually diminish. This paper presents results in a 0.25 tm CMOS process that show PTL circuits, when mixed with static logic gates, offer up to 50% power-delay benefits compared to conventional PTL. The adoption of PTL is further exacerbated by the lack of synthesis environment to support the use of PTL gates. The well known method of synthesize PTL circuit from a set of logic equations was proposed in [5] . The use of binary decision diagrams (BDDs) [6] [7] [8] made the synthesis process easy and straightforward. To minimize delay, a buffer is inserted every fixed number of transistors in series in the PTL chain. The process of buffer insertion can also be viewed as the process of BDD decomposition as suggested in [9] following static gates, and, therefore, the static current became unacceptably high. To fix this problem, an inverter and a pull-up pMOS transistor had to be added at the output of each PTL cell to restore the swing all the way to Vaa.
The size of inverter and pull-up pMOS was chosen in such a way that the loading effect at the cell output is minimized. This arrangement is shown in the inset of Figure 5. 
Conventional Static and PTL Mapping
One of our goals is to compare our proposed mixed PTL structure with the conventional PTL structure. To map a given set of Boolean functions to a conventional PTL circuit, we followed a method similar to the one described in [5] . The logic equations are first converted to a reduced and ordered BDD. This BDD is then converted to a PTL circuit simply by replacing each node with two nMOS pass transistors in a Y-shaped pattern as shown in the inset in Figure 3 . This is a straight forward method, and it assures that only one path is on at a time. The final step is to add buffers after every two pass-transistors in series for the reasons outlined in Section 2.1. The buffers use pull-up transistors to restore full swing at the output of the pass-transistors.
As an example of a conventional PTL circuit, the Boolean equation yos2stlX2 "t-S1SoX2Xl + S2X2XlXO "1-yos2slsox2 () For the pure static mapping, we used the SIS program as described in [12, 13] . Since technology mapping is an NP-hard problem [14, 15] , SIS uses a set of heuristic algorithms. The first algorithm decomposes the given Boolean function into a graph containing only simple gates, such as 2-input NAND's and inverters. In the second step, this large graph is then partitioned into smaller pieces called subject graphs [16, 17] (2) . The result is shown in Figure 4. 
PTL/Static Hybrid Mapping
Our approach to the mixed PTL/Static technology mapping is similar to the method as described in SIS [12, 13] . The Figure 5 shows the schematic of these three cells. With the addition of the PTL gates, some new rules must be added to the conventional covering scheme to generate mapped circuit after finding possible matches at every node in the subject graph. First, all inputs to a PTL cell must be from static cells. Similarly, all outputs from a PTL cell must be to static cells. These rules assure that two PTL cells are never connected in series, and thus no more than two pass-transistors are in series at any point in the circuit. This has to be done to keep the delay at acceptable levels as discussed in Section 2.1.
The details of the mapping process is beyond the scope of this paper. The mapping algorithm will be presented in a separate paper at a later time. A sample of our hybrid approach is shown in Figure 6 where the function f given in (2) is implemented.
EXPERIMENTAL RESULTS
We implemented three circuits from a microprocessor design in each of the three logic styles, conventional static, Conventional PTL, and mixed PTL/static. The characteristics of three circuits are summarized in Table I . These three circuits are 
